P-N Junctions/Diodes







No net current flow at thermal equilibrium:

Built-in Potential

- Fermi level E_f is spatially constant (flat), causing a built-in potential difference across the diode.
- Built-in potential:

$$q\psi_{bi} = kT \ln\left(\frac{N_a N_d}{n_i^2}\right) = kT \ln\left(\frac{p_{p0}}{p_{n0}}\right) = kT \ln\left(\frac{n_{n0}}{n_{p0}}\right)$$

 p_p = (majority) hole density on p-side $\approx N_a$ p_n = (minority) hole density on n-side n_n = (majority) electron density on n-side $\approx N_d$ n_p = (minority) electron density on p-side

Abrupt Junctions: Depletion Approx.



One-Sided n⁺-p Diode



• Charge neutrality: $N_d x_n = N_a x_p$, if $N_d >> N_a \Rightarrow x_p >> x_n$,

i.e., depletion layer and voltage drop primarily appear on the lightly doped side.



 \Rightarrow Built-in potential a weak function of doping conc.

One-Sided n⁺-p Diode

- Depletion-layer width: $W_d = \sqrt{\frac{2\varepsilon_{si}(\psi_{bi} \pm V_{app})}{qN_a}} = x_n + x_p \approx x_p$
- Depletion-layer capacitance: $C_d \equiv dQ_d/dV_{app} = \varepsilon_{si}/W_d$



Quasi-Fermi Potentials ϕ_n and ϕ_p





Nonequilibrium near the junction, $pn \neq n_i^2$.

$$pn = n_i^2 \exp\left[q(\phi_p - \phi_n) / kT\right]$$

$$J_{n} = -qn\mu_{n} \left(\frac{d\psi_{i}}{dx} - \frac{kT}{qn} \frac{dn}{dx} \right) = -qn\mu_{n} \frac{d\phi_{n}}{dx}$$
$$J_{p} = -qp\mu_{p} \left(\frac{d\psi_{i}}{dx} + \frac{kT}{qp} \frac{dp}{dx} \right) = -qp\mu_{p} \frac{d\phi_{p}}{dx}$$

Spatial Variations of ϕ_n and ϕ_p



 $V_{app} = \phi_p - \phi_n$ at junction boundaries.

Inside the space-charge region: J_n is constant (neglect *G-R* currents)

$$\Rightarrow [n_n \mu_n d\phi_n / dx]_{xn} = [n_p \mu_n d\phi_n / dx]_{-xp}$$

$$\Rightarrow [d\phi_n/dx \text{ at } x_n] << [d\phi_n/dx \text{ at } -x_p]$$

 $\Rightarrow \phi_n \sim \text{constant}$ inside space-charge region

Practically all spatial variation in ϕ_n occurs in p-region, Likewise, all spatial variation in ϕ_p occurs in n-region.

Spatial Variations of ϕ_n and ϕ_p



(b)

 E_f E_v

 $-q\phi_n$

p-type

 $-q\phi_{p7}$

 x_n

 $-x_p$

 $\underbrace{\frac{E_c}{\sum_{q \in V_{app} > 0}}}_{E_f} \quad V_{app} = \phi_p - \phi_n \text{ at junction}$ boundaries.



 $V_{app} > 0$ for forward bias, $V_{app} < 0$ for reverse bias.

(1)
$$n_p(x = -x_p) \approx n_{p0}(x = -x_p) \exp(qV_{app}/kT)$$

(2) $p_n(x = x_n) \approx p_{n0}(x = x_n) \exp(qV_{app}/kT)$

n-type

 $qV_{app} < 0$

 E_c E_f

 E_{v}

(1) and (2) are the most important boundary conditions governing a p-n diode.

Currents in a p-n Junction



 Generation-recombination currents in space-charge region are usually negligible.

 $\Rightarrow \text{Electron current leaving} \\ \text{n-side} = \text{electron current} \\ \text{entering p-side.} \\ \Rightarrow \text{Hole current leaving p-side} = \text{belo current optaring} \\ \Rightarrow \text{Hole current leaving p-side} = \text{belo current optaring} \\ \Rightarrow \text{Hole current optaring} \\ \Rightarrow \text{H$

side = hole current entering n-side.

Need to consider minority carriers and currents only.

 Total current in diode = electron current + hole current.

Excess Electrons in the p-Region



Wide-Base and Narrow-Base Diodes

$$J_{n}(x=0) = qD_{n}\left(\frac{dn_{p}}{dx}\right)_{x=0} = -\frac{qD_{n}n_{p0}\left[\exp(qV_{app} / kT) - 1\right]}{L_{n}\tanh(W / L_{n})} = -\frac{qD_{n}n_{i}^{2}\left[\exp(qV_{app} / kT) - 1\right]}{p_{p0}L_{n}\tanh(W / L_{n})}$$

□ Wide-base: W>>L_n

> Forward-bias: $J_n(x = 0) = -[qD_n n_i^2/N_a L_n] \exp(qV_{app}/kT)$ Current increases exponentially with V_{app} , at 60 mV per decade at RT.

> Reverse-bias: $J_n(x = 0) = +[qD_nn_i^2/N_aL_n]$ Electrons on p-side but within a diffusion length of the depletion-region boundary diffuse towards n-side.

□ Narrow-base: W<<L_n

- > Forward-bias: $J_n(x=0) = -[qD_n n_i^2/N_a W] \exp(qV_{app}/kT)$
- > Reverse-bias: $J_n(x = 0) = +[qD_nn_i^2/N_aW]$
- > Currents increase rapidly as W decreases!

Minority-Carrier Diffusion Length



Most p-n junctions in silicon technology are narrow-base diodes. (e.g., source and drain in MOSFETs, emitter and base in bipolars.)

Turning Off a p-n Diode



Excess electrons in p-region

$$Q_B = -q \int_0^W (n_p - n_{p0}) dx$$

 Effective turn off starts only after most excess minority carriers have recombined or have drained off.



Diffusion Capacitance

> Diffusion capacitance C_D is due to stored minority carriers responding to applied voltage.

 \succ C_D due to electrons stored in p-type region:

 $C_{Dn} = dQ_B/dV_{app} \propto \exp(qV_{app}/kT)$

➢ For a diode or bipolar transistor to switch fast, it must have minimal diffusion capacitance.

To minimize diffusion capacitance: increase doping concentration and minimize charge-storage volume.

Modern high-speed bipolar transistors require very thin base.





Accumulation, Depletion, Inversion



Poisson's Equation



Solving Poisson's Equation



Depletion Approximation (1-D Uniform Doping)



$$Q_d = qN_aW_d$$

$$\mathcal{E} = qN_a(W_d - x)/\varepsilon_{si}$$

$$\psi = qN_a(W_d - x)^2/2\varepsilon_{si}$$

$$\Rightarrow \psi_{s} = q N_{a} W_{d}^{2} / 2\varepsilon_{si}$$

$$W_{d} = \sqrt{\frac{2\varepsilon_{si}\psi_{s}}{qN_{a}}}$$
$$\psi = \psi_{s} \left(1 - \frac{x}{W_{d}}\right)^{2}$$

Condition for Strong Inversion



$$\psi_s(inv) = 2\psi_B = 2\frac{kT}{q}\ln\left(\frac{N_a}{n_i}\right)$$

i.e.,
$$(n_i^2/N_a^2)\exp(q\psi_s/kT) = 1.$$

And the electron concentration at the surface equals the hole concentration in the bulk Si.

Max. Depletion Width in MOS (1-D Uniform Doping)

In contrast to p-n junctions, W_d 10 reaches a maximum value W_{dm} Maximum Depletion Width (µm) at the onset of strong inversion when $\psi_s = 2\psi_B = 2(kT/q)\ln(N_a/n_i)$: 01 $W_{dm} = \sqrt{\frac{4\varepsilon_{si}kT\ln(N_a/n_i)}{\alpha^2 N}}$ 0.01 1.0E+14 1.0E+15 1.0E+16 1.0E+17 1.0E+18 1.0E+19 Substrate Doping Concentration (cm⁻³)

> This defines the threshold condition of a MOSFET. W_{dm} also plays a key role in the short-channel scaling of a MOSFET, namely, $L_{min} \propto W_{dm}$.

Strong Inversion

$$\frac{d\psi}{dx} = -\sqrt{\frac{2kTN_a}{\varepsilon_{si}}} \left(\frac{q\psi}{kT} + \frac{n_i^2}{N_a^2}e^{q\psi/kT}\right)$$



Quantum Effect in MOS Inversion

In an MOS inversion layer, carriers are confined in the direction perpendicular to the surface and therefore need be treated quantum mechanically (2-D).



Discrete energy levels:

$$E_{j} = \left[\frac{3hqE_{s}}{4\sqrt{2m_{x}}}\left(j+\frac{3}{4}\right)\right]^{2/3}$$

Average distance of inversion layer from the surface:

$$x_j = \frac{2E_j}{3qE_s}$$

Self-Consistent QM Solution



- Electron ground state is at some finite energy above the bottom of the conduction band.
- □ Band bending must exceed $2\psi_B$ to invert surface.
- The centroid of inversion layer is farther away from the surface than in the classical case.

MOSFET Charge and Potential



Inversion Charge in Log Scale



MOS Capacitances





• In accumulation, $Q_s \propto \exp(-q\psi_s/2kT)$, so $C_{si} = -dQ_s/d\psi_s = (q/2kT)Q_s$ $= (q/2kT)C_{ox}|V_g - \psi_s|.$ $\frac{1}{C} = \frac{1}{C_{ox}}\left[1 + \frac{2kT/q}{|V_g - \psi_s|}\right]$



• At flatband voltage, $q\psi_s/kT <<1$, $1 = \frac{1}{C_{fb}} = \frac{1}{C_{ox}} + \sqrt{\frac{kT}{\varepsilon_{si}q^2N_a}} = \frac{1}{C_{ox}} + \frac{L_D}{\varepsilon_{si}}$





Inversion, high freq.:
 Inversion charge
 cannot respond,

$$\frac{1}{C_{\min}} = \frac{1}{C_{ox}} + \sqrt{\frac{4kT\ln(N_a / n_i)}{\varepsilon_{si}q^2 N_a}}$$

 Inversion, low freq., or connected to a reservoir:



is the inv. layer cap.

Split C-V Measurement



Effect of Gate Work Function

$$V_t = V_{fb} + 2\psi_B + V_{ox} = V_{fb} + 2\psi_B + \frac{Q_d}{C_{ox}}$$
$$V_{fb} = (\phi_m - \phi_s) - \frac{Q_{ox}}{C_{ox}}$$



Effect of Gate Work Function

Example: n⁺ polysilicon gate on p-type silicon





Poly-Si Gate Depletion Effect



Gate eq. becomes:

$$V_g = V_{fb} + \psi_s + \psi_p - \frac{Q_s}{C_{ox}}$$

and,

$$\frac{1}{C} = \frac{1}{C_{ox}} + \frac{1}{C_{si}} + \frac{1}{C_p}$$



Gated-Diode: MOS + p-n Junction

Zero-bias on the p-n junction (equilibrium):



The electron quasi-Fermi level in the MOS is the same as the Fermi level of the p-type Si.

 \Rightarrow Inversion occurs when $\psi_s = 2\psi_B$.

Gated-Diode: Reverse Biased (Nonequilibrium)



Spatial Variations of ϕ_n and ϕ_n



 x_n

 $-x_p$

p-type

 $pn = n_i^2 \exp[q(\phi_p - \phi_n)/kT]$

 $V_{app} > 0$ for forward bias, $V_{app} < 0$ for reverse bias.

(1)
$$n_p(x = -x_p) \approx n_{p0}(x = -x_p) \exp(qV_{app}/kT)$$

(2) $p_n(x = x_n) \approx p_{n0}(x = x_n) \exp(qV_{app}/kT)$

n-type

 E_{v}

(1) and (2) are the most important boundary conditions governing a p-n diode.

MOS under Nonequilibrium

For a p-n junction reverse-biased at a voltage V_R , the electron concentration on the p-side of the junction is n^2

$$n = \frac{n_i^2}{N_a} e^{-qV_R/kT}$$

If a gate voltage is applied to bend the p-type bands by ψ_s , the electron concentration at the surface is

$$n = \frac{n_i^2}{N_a} e^{q\psi_s/kT} e^{-qV_R/kT}$$

For surface inversion to occur, i.e., $n = N_a$, Need $\psi_s(inv) = V_B + 2\psi_B$

MOS under Nonequilibrium



Maximum depletion width at inversion is

$$W_{dm} = \sqrt{\frac{2\varepsilon_{si}(V_R + 2\psi_B)}{qN_a}}$$