PAAM: A Framework for Coordinated and Priority-Driven Accelerator Management in ROS 2



Daniel Enright*, Yecheng Xiang*, Hyunjong Choi[†], Hyoseung Kim*

* University of California, Riverside

[†] San Diego State University

Why ROS 2 and Accelerators?

ROS 2: Important middleware for development of robotic applications!

Autoware

Accelerators: Essential for modern robotic workloads!

- Sensing, perception, decision-making, and planning tasks.

Real-time ROS 2 and Accelerators: Allows development of modular highperformance multi-process safety-critical applications!

Resource sharing makes <u>timely execution</u> of safety-critical applications tricky

ROS Application			Language-specific Client Libraries	rclcpp	rclpy	
			Client Library	rcl		
ROS Middleware	Client libraries		Middleware Library	rmw		
	DDS Intra-process API			RTI Connext DDS OpenSplice DDS		e DDS
Operating System	Linux/Windows/OS X		DDS Implementations	eProsima FastRTPS		



Background: ROS 2 Architecture

Executors: processes with one or more threads scheduled by **OS scheduler**

• ROS 2 offers a multi-process execution model!


Callbacks: smallest schedulable entity in ROS 2

Scheduled by <u>executors</u> running on the CPU

Nodes: syntactical organization of callbacks

Current practice in using accelerators with ROS 2


- Direct invocation from callbacks
 - Executor process issues requests to devices
 - Results in unmanaged accelerator access



Background: Processing Chains in ROS 2

Semantic abstraction of a sequence of **<u>data-dependent</u>** callbacks

Example: Apex.Al's Autoware reference system*





*ROS2 Real-Time Working Group: Reference system. https://github.com/ros-realtime/reference-system.

Prior Work


Analyzable ROS 2 callback scheduling on executors (e.g. PiCAS) ^[3,4,7,8]

- Provides chain-aware scheduling on single & multi-threaded executors
- **CPU only:** Analysis does not work when accelerators are introduced
- Real-time GPU management frameworks for ROS 2 (e.g. ROSGM) ^[45]
 - Provides an interface for real-time GPU management in ROS 2
 - No end-to-end timing guarantees on chains
 - Does not consider multiple executors, or multiple types of accelerators

[3] D. Casini, T. Blas, I. Lutkebohle, and B. Brandenburg, "Response-time analysis of ROS 2 processing chains under reservation-based scheduling," ECRTS, 2019.
[4] Y. Tang, Z. Feng, N. Guan, X. Jiang, M. Lv, Q. Deng, and W. Yi, "Response time analysis and priority assignment of processing chains on ROS2 executors," RTSS, 2020.
[7] H. Choi, Y. Xiang, and H. Kim, "PiCAS: New design of priority-driven chain-aware scheduling for ROS2," RTAS, 2021.
[8] H. Sobhani, H. Choi, and H. Kim, "Timing Analysis and Priority-driven Enhancements of ROS 2 Multi-threaded Executors," RTAS, 2023.
[45] R. Li, T. Hu, X. Jiang, L. Li,W. Xing, Q. Deng, and N. Guan, "ROSGM: A real-time gpu management framework with plug-in policies for ROS 2," RTAS, 2023.



System Model



Callback
$$\boldsymbol{\tau_i} \coloneqq (E_i, A_i, R_i, \eta_i)$$

 E_i : WCET of CPU segments in τ_i A_i : WCET of accelerator segments in τ_i R_i : Set of accelerators used by τ_i η_i : # of accelerator segments in τ_i

Chain
$$\Gamma_c := ([\tau_{c1}, \tau_{c2}, \dots, \tau_{cn}], T_c, D_c, \delta_c)$$

 $[\tau_{c1} \dots]$: Sequence of callbacks in chain Γ_c T_c : Period of chain Γ_c D_c : Relative deadline of Γ_c ($D_c > T_c$) δ_c : # of accelerator segments in Γ_c



Challenges with Accelerators

- 1. Priority inversion and unanalyzable blocking time
 - Requests from lower priority chains can block those from higher priority chains
 - <u>Why?</u> OS and accelerator drivers are unaware of the concept of processing chains and chain/callback priorities in ROS 2!

2. Poor accelerator resource utilization

- Most accelerators (e.g., **TPU**): sequential, no preemption & concurrent exec.
- **GPU** access from <u>multiple executor processes</u>: Interleaved execution (= fair slowdown), high GPU context-switching cost
- 3. Disparity in chain and executor priorities
 - Chain priority may not match with the executor process priority



Contributions

PAAM: A **P**riority-driven **A**ccelerator **A**ccess **M**anagement framework for realtime multi-process ROS 2 applications


- Presents the *"accelerator access as a service"* paradigm
- Schedules accelerator requests with respect to *chain priority*
- Offers **bounded WCRT** and admissions control for processing chains
- Supports multiple accelerators of various types (GPU and TPU)
- Leverages separate **data and control planes** to minimize transport overhead

<u>Open-source</u> combined GPU- and TPU-specific implementation

• Achieves up to a <u>91% reduction</u> in the end-to-end latency of critical chains



PAAM Client-Server Architecture





Data and Control Planes

Challenge: <u>Data communication overhead</u> between client and PAAM server

Main issues: DDS serialization, data copy to DDS transport

Our solution: Separate data plane from control plane, with shared memory

1. Data Plane:

- Clients' input data for kernels directly stores in shared memory
 - No serialization, raw datatypes
- PAAM server stores the results directly to shared memory
 - No unnecessary copies
 - Results can be used <u>before device</u> <u>memory is freed</u>


2. Control Plane:

Fixed-size msgs (= local accelerator reqs)



- Variable-size msgs
 - Client reg, remote accelerator reqs, etc.
 → Uses existing DDS transport

PAAM Client-Server Architecture





Hierarchical Request Management


Challenge: Some accelerators (e.g., GPU) support device-level prioritization

But there is a mismatch between chain priority and device priority numbers

Our solution: Two-level hierarchical request management

Level 1: N worker threads (buckets)

- One for each device priority (1..N) determined at initialization
- Chain priorities are down-sampled into buckets



Determine Bucket Push Request to Queue Wake Worker Thread While queue is not empty Pop Request Execute and Notify Sleep

Level 2: Thread-local queues

- Each bucket maintains a local priority queue for requests
- Executes requests in chain priority order
- Maintains records of requests and their callbacks

Accelerator-Specific Considerations


GPU – Nvidia GPU

- Single execution context for all kernels no context switching!
- 6 buckets, one per hardware stream priority
 - Allowing preemptive kernel execution
- Lowest priority bucket for best-effort chains
 - Allows concurrent execution of kernels for increased throughput

TPU – Coral Edge TPU

- Single execution context for all requests
 - Allows multiple client processes to use the device!
- Single bucket for all requests
 - No prioritized hardware queues
- Non-preemptive, sequential, priority-ordered execution of requests

PAAM Client-Server Architecture





Admissions Control

Purpose: To guarantee end-to-end response time and to protect timely execution of previously admitted chains

How we do admissions control:

- 1. Clients send a request to the server for chain admission
- 2. Server determines WCRT of new chain, considering all previously admitted chains
- Server evaluates if the computed WCRT bound for each chain satisfies each deadline



Admissions Control

Lemma 1. Maximum number of requests that an accelerator segment can generate in an arbitrary interval *t*: $\mu_{k,q}(t) \leftarrow \left[\frac{t}{T_{t}}\right] + 1$

Lemma 2. Maximum handling time of an accelerator segment of a callback within a chain instance: $H_{c,i,j} \leftarrow A_{i,j}^* + \max_{\substack{\tau_{k,q} \in lps(\tau_{i,j})\\ \wedge b(\tau_{k,q}) = b(\tau_{i,j})}} A_{k,q}^* + \sum_{\substack{\tau_{k,q} \in hps(\tau_{i,j})\\ \tau_{k,q} \in hps(\tau_{i,j})}} \mu_{k,q}(H_{c,i,j}) \cdot A_{k,q}^*$


Lemma 3. Maximum time to handle all accelerator requests of any chain instance:

$$H_c \leftarrow \sum_{\tau_{i,j} \in \Gamma_c} \left(A_{i,j}^* + \max_{\substack{\tau_{k,q} \in lps(\tau_{i,j})\\ \wedge b(\tau_{k,q}) = b(\tau_{i,j})}} A_{k,q}^* \right) + \sum_{\substack{\tau_{k,q} \in \bigcup hps(\tau_{i,j})\\ \tau_{i,j} \in \Gamma_c}} \mu_{k,q}(R_c) \cdot A_{k,q}^*$$



Admissions Control

Theorem 1. Worst-case response time of a chain with accelerator segments under the PAAM framework is **bounded** by:



Evaluation

Experimental setup:

- ROS 2 Galactic on the Nvidia Jetson AGX Xavier platform running Ubuntu 20.04
- 8 CPU cores, 1 iGPU, 1 Coral USB Edge TPU

Source code of our implementation:

<u>https://github.com/rtenlab/reference-system-paam.git</u>



ERSIDE






0

Case Study 1: GPU-enabled Robotic System

Inspired by PiCAS* case study



6 critical chains⁺, descending priority

– Periodic, linear, and non-linear chains

2 best-effort chains


 Sharing CPU cores with highest criticality chains

Each callback has one GPU segment

*H. Choi, Y. Xiang, and H. Kim, "PiCAS: New design of priority-driven chain-aware scheduling for ROS2," in 2021 IEEE 27th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 2021, pp. 251–263.



Case Study 1: GPU-enabled Robotic System



End-to-end chain latency is <u>upper</u> <u>bounded</u> by our analysis

ERSIDE

PAAM schedules accelerator jobs with respect to <u>chain</u> <u>priority</u> PAAM outperforms PiCAS and ROS 2 for all real-time chains


Case Study 2: Apex.Al's Autoware Reference System

Based on a lidar-based perception pipeline for an autonomous vehicle

From <u>sensor input</u> to <u>behavior planner output</u>

Several prioritized processing chains with extensive GPU & TPU usage

Evaluated with multiple single-threaded and multithreaded executors





Case Study 2: Apex.Al's Autoware Reference System

Reference System KPIs

(1) Hot Path Latency:

Latency from the LiDAR sensors to the output of the behavior planner


(2) Behavior Planner Period:

Accuracy of planner execution period

(3) Hot Path Message Drops:

Message drops on the hot path

PAAM achieves a <u>91% reduction</u> in the hot path latency compared to standard ROS 2!




Schedulability Experiment

Variable # of Chains per Chainset

- Variable number of chains per chainset and fixed number of callbacks per chain (<u>n chains</u>, with 4 callbacks each)
- Fixed Accelerator-to-CPU utilization ratio (1:1) per chain
- Tested with variable utilization maximum per chain


Variable CPU:GPU Utilization Ratio

- Fixed number of chains and callbacks per chain (<u>4 chains</u>, with <u>4 callbacks each</u>)
- Varied Accelerator-to-CPU utilization ratio per chain
- Tested with variable utilization maximum per chain



PAAM Overhead Analysis

Overhead breakdown



Nvidia GPU inter-stream preemption cost

	MatMul	Reduction	VectorAdd	Histogram
Mean (μs)	41.21	39.55	22.78	14.95
Max (μs)	116.48	129.18	77.85	72.92
Stdev (μs)	14.16	26.65	15.13	10.77

Max preemption delay: <u>129 µs!</u>



Summary

PAAM: Priority-driven Accelerator Access Management Framework

- Implemented in C++ for ROS 2
- Supports all types of accelerators & real-time ROS 2 applications
- GPU and TPU implementation on a single server instance
- WCET bounding for prioritized chains
- Thorough evaluation and open-source test cases

Thank you!

https://github.com/rtenlab/ reference-system-paam.git



rtenlab/**reference**system-paam



C

Autoware reference system integrated with the PAAM framework

유 2 ③ 0 ☆ 1 약 0 Contributors Issues Star F

