Addressing Multi-Core Timing Interference using Co-Runner Locking

Hyoseung Kim², Dionisio de Niz, <u>Bjorn Andersson</u>, Mark Klein, and John Lehoczky³

Software Engineering Institute Carnegie Mellon University Pittsburgh, PA 15213

² University of California, Riverside
³ Department of Statistics and Data Science, Carnegie Mellon Univ

Carnegie Mellon University Software Engineering Institute [DISTRIBUTION STATEMENT A] This material has been approved for public release and unlimited distribution

Copyright 2021 Carnegie Mellon University and IEEE.

This material is based upon work funded and supported by the Department of Defense under Contract No. FA8702-15-D-0002 with Carnegie Mellon University for the operation of the Software Engineering Institute, a federally funded research and development center.

NO WARRANTY. THIS CARNEGIE MELLON UNIVERSITY AND SOFTWARE ENGINEERING INSTITUTE MATERIAL IS FURNISHED ON AN "AS-IS" BASIS. CARNEGIE MELLON UNIVERSITY MAKES NO WARRANTIES OF ANY KIND, EITHER EXPRESSED OR IMPLIED, AS TO ANY MATTER INCLUDING, BUT NOT LIMITED TO, WARRANTY OF FITNESS FOR PURPOSE OR MERCHANTABILITY, EXCLUSIVITY, OR RESULTS OBTAINED FROM USE OF THE MATERIAL. CARNEGIE MELLON UNIVERSITY DOES NOT MAKE ANY WARRANTY OF ANY KIND WITH RESPECT TO FREEDOM FROM PATENT, TRADEMARK, OR COPYRIGHT INFRINGEMENT.

This material may be reproduced in its entirety, without modification, and freely distributed in written or electronic form without requesting formal permission. Permission is required for any other use. Requests for permission should be directed to the Software Engineering Institute at permission@sei.cmu.edu.

DM21-1040



Carnegie Mellon University Software Engineering Institute Addressing Multi-Core Timing Interference using Co-Runner Locking © 2021 Carnegie Mellon University

manage inter-core interference?

prove timing correctness considering inter-core interference?



manage inter-core interference?

prove timing correctness considering inter-core interference?

considering that resources are complex and often undocumented



manage inter-core interference?

prove timing correctness considering inter-core interference?

considering that resources are complex and often undocumented



manage inter-core interference?

prove timing correctness considering inter-core interference?

considering that resources are complex and often undocumented

Use an abstraction the describes the effect of shared hardware resources on timing.



How to Tasks manage inter-core interference?

prove timing correctness considering inter-core interference?

considering that sources are complex and oft undocumented



Use a schedulability test that can take this abstraction as input



manage inter-core interference?

prove timing c rectness considering in r-core interference?

considering that esources are complex and often undocumented

Change application software Change operating system Change hardware Change configuration



manage inter-core interference?

prove timing correctness considering inter-core interference?

considering that resources are complex and often undocumented

Change application software

Change operating system

Change hardware

Change configuration

Core 3 Core 2 Core 1 L1/L2 L1/L2 L1/L2Last-Level Cache (L3) Memory Bus (and Mem Controller) DRAM DRAM DRAM DRAM DRAM Bank 1 Bank 2 Bank 3 Bank B Bank 0

Expensive

Tasks

Addressing Multi-Core Timing Interference using Co-Runner Locking © 2021 Carnegie Mellon University

manage inter-core interference?

prove timing correctness considering inter-core interference?

considering that resources are complex and often undocumented

Change operating system,

Change configuration -



Focus of this talk

Addressing Multi-Core Timing Interference using Co-Runner Locking © 2021 Carnegie Mellon University

Tasks

manage inter-core interference?

prove timing correctness considering inter-core interference?

considering that resources are complex and often undocumented

Change operating system

Change configuration



manage inter-core interference?

prove timing correctness considering inter-core interference?

considering that resources are complex and often undocumented

Change operating system

Change configuration



Outline

System model

Co-runner locking scheme

Schedulability analysis

Allocation

Implementation

Conclusions

Addressing Multi-Core Timing Interference using Co-Runner Locking © 2021 Carnegie Mellon University

Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i



Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i

Example: a dual-core system w/ τ_1 & τ_2 on core 1 and τ_3 on core 2



Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i

Example: a dual-core system w/ τ_1 & τ_2 on core 1 and τ_3 on core 2

- $S_1 = \{$



Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i

Example: a dual-core system w/ τ_1 & τ_2 on core 1 and τ_3 on core 2

- $S_1 = \{ \emptyset$



Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i

Example: a dual-core system w/ τ_1 & τ_2 on core 1 and τ_3 on core 2

- $S_1 = \{ \{\tau_3\} \}$



Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i

Example: a dual-core system w/ τ_1 & τ_2 on core 1 and τ_3 on core 2

- $S_1 = \{\emptyset, \{\tau_3\}\}$



Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i

Example: a dual-core system w/ τ_1 & τ_2 on core 1 and τ_3 on core 2

-
$$S_1 = \{\emptyset, \{\tau_3\}\}, S_2 = \{\emptyset, \{\tau_3\}\}$$

-
$$S_3 = \{\emptyset, \{\tau_1\}, \{\tau_2\}\}$$

Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i

Example: a dual-core system w/ τ_1 & τ_2 on core 1 and τ_3 on core 2

-
$$S_1 = \{\emptyset, \{\tau_3\}\}, S_2 = \{\emptyset, \{\tau_3\}\}$$

-
$$S_3 = \{ \emptyset, \{\tau_1\}, \{\tau_2\} \}$$

Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i

Example: a dual-core system w/ τ_1 & τ_2 on core 1 and τ_3 on core 2

-
$$S_1 = \{\emptyset, \{\tau_3\}\}, S_2 = \{\emptyset, \{\tau_3\}\}$$

-
$$S_3 = \{\emptyset, \{\tau_1\}, \{\tau_2\}\}$$

 $\sigma_{i,s}$: Slowdown factor for a task τ_i due to a co-runner set s

-
$$\sigma_{3,\emptyset} = 1$$
, $\sigma_{3,\{\tau_1\}} = 3$, $\sigma_{3,\{\tau_2\}} = 2$

Carnegie Mellon University Software Engineering Institute



Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i

Example: a dual-core system w/ τ_1 & τ_2 on core 1 and τ_3 on core 2

-
$$S_1 = \{\emptyset, \{\tau_3\}\}, S_2 = \{\emptyset, \{\tau_3\}\}$$

-
$$S_3 = \{\emptyset, \{\tau_1\}, \{\tau_2\}\}$$

-
$$\sigma_{3,\emptyset} = 1$$



Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i

Example: a dual-core system w/ τ_1 & τ_2 on core 1 and τ_3 on core 2

-
$$S_1 = \{\emptyset, \{\tau_3\}\}, S_2 = \{\emptyset, \{\tau_3\}\}$$

-
$$S_3 = \{\emptyset, \{\tau_1\}, \{\tau_2\}\}$$

-
$$\sigma_{3,\emptyset} = 1$$



Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i

Example: a dual-core system w/ τ_1 & τ_2 on core 1 and τ_3 on core 2

-
$$S_1 = \{\emptyset, \{\tau_3\}\}, S_2 = \{\emptyset, \{\tau_3\}\}$$

-
$$S_3 = \{\emptyset, \{\tau_1\}, \{\tau_2\}\}$$

$$\sigma_{3,\{\tau_1\}}=3$$

Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i

Example: a dual-core system w/ τ_1 & τ_2 on core 1 and τ_3 on core 2

-
$$S_1 = \{\emptyset, \{\tau_3\}\}, S_2 = \{\emptyset, \{\tau_3\}\}$$

-
$$S_3 = \{\emptyset, \{\tau_1\}, \{\tau_2\}\}$$

 $\sigma_{i,s}$: Slowdown factor for a task τ_i due to a co-runner set s

-
$$\sigma_{3,\emptyset} = 1$$
, $\sigma_{3,\{\tau_1\}} = 3$, $\sigma_{3,\{\tau_2\}} = 2$

Carnegie Mellon University Software Engineering Institute

Partitioned priority-based preemptive scheduling

A task τ_i is characterized by its minimum inter-arrival time (T_i) , relative deadline (D_i) , and execution requirement (C_i)

 S_i : Set of potential co-runner sets of a task τ_i

Example: a dual-core system w/ τ_1 & τ_2 on core 1 and τ_3 on core 2

-
$$S_1 = \{\emptyset, \{\tau_3\}\}, S_2 = \{\emptyset, \{\tau_3\}\}$$

-
$$S_3 = \{\emptyset, \{\tau_1\}, \{\tau_2\}\}$$

 $\sigma_{i,s}$: Slowdown factor for a task τ_i due to a co-runner set s

-
$$\sigma_{3,\emptyset} = 1$$
, $\sigma_{3,\{\tau_1\}} = 3$, $\sigma_{3,\{\tau_2\}} = 2$

 $C_i \cdot \sigma_{i,s}$: Worst-case execution time of τ_i with a co-runner set s

Carnegie Mellon University Software Engineering Institute

Key idea: representing and enforcing the mutually-exclusive conditions for selected co-runner tasks





Key idea: representing and enforcing the mutually-exclusive conditions for selected co-runner tasks

 $\epsilon_1 = \{\tau_3\}$ $\epsilon_3 = \{\tau_1\}$

Co-runner locking scheme



Key idea: representing and enforcing the mutually-exclusive conditions for selected co-runner tasks

Key idea: representing and enforcing the mutually-exclusive conditions for selected co-runner tasks

Co-runner exclusion set ϵ_i : co-runner tasks that are not allowed to execute in parallel with τ_i

With ϵ_i , *true* co-runners that execute in parallel with τ_i at runtime are determined: $G_i = \{s | s \in S_i \land \nexists(\tau_j \in s \land \tau_j \in \epsilon_i)\}$

Key idea: representing and enforcing the mutually-exclusive conditions for selected co-runner tasks

Co-runner exclusion set ϵ_i : co-runner tasks that are not allowed to execute in parallel with τ_i

With ϵ_i , *true* co-runners that execute in parallel with τ_i at runtime are determined: $G_i = \{s | s \in S_i \land \nexists(\tau_j \in s \land \tau_j \in \epsilon_i)\}$

Slowdown factors with co-runner locking: $\rho_i = \{\sigma_{i,s} | s \in G_i\}$

Maximum slowdown: $\theta_i = \max \sigma_{i,s}$

Key idea: representing and enforcing the mutually-exclusive conditions for selected co-runner tasks

Co-runner exclusion set ϵ_i : co-runner tasks that are not allowed to execute in parallel with τ_i

With ϵ_i , *true* co-runners that execute in parallel with τ_i at runtime are determined: $G_i = \{s | s \in S_i \land \nexists(\tau_j \in s \land \tau_j \in \epsilon_i)\}$

Slowdown factors with co-runner locking: $\rho_i = \{\sigma_{i,s} | s \in G_i\}$

Maximum slowdown: $\theta_i = \max \sigma_{i,s}$

Possible to use with real-time synchronization protocols (see paper)

Carnegie Mellon University Software Engineering Institute Addressing Multi-Core Timing Interference using Co-Runner Locking © 2021 Carnegie Mellon University **Execution Control Policy**

Co-runner exclusion set ϵ_i does not determine the execution order of co-runners when they compete

Possible approaches:

- Priority-based (this paper)
- First-come, first-served
- Other separate ordering different from task priority

Priority-based Execution Control



Tasks in a mutual-exclusive relationship (ϵ_i) behave as if they were preemptively scheduled on the same core based on their priorities (called "co-runner preemption")

Other Control Policies: FCFS



FCFS takes away the opportunity for higher-priority tasks to preempt lower-priority tasks, possibly resulting in poor schedulability

Carnegie Mellon University Software Engineering Institute Addressing Multi-Core Timing Interference using Co-Runner Locking © 2021 Carnegie Mellon University



Two more advanced approaches:

- Job-oriented Slowdown Analysis
- Load-oriented Slowdown Analysis

Job-oriented Slowdown Analysis

Focuses on how long interfering co-runners can actually execute during the response time of a task under analysis

Find the maximum cumulative execution time of a co-runner τ_k :

$$\zeta_{i,k} = \min\left(\left\lfloor \frac{R_i + I_k(C_k \cdot \theta_k)}{T_k} \right\rfloor C_k \cdot \theta_k + \min\left((R_i + I_k(C_k \cdot \theta_k)) \mod T_k, C_k \cdot \theta_k\right), R_i\right)$$

Maximize the execution time of a job of τ_i ($C_i^* \leq C_i \cdot \theta_i$):

$$C_{i}^{*} = \sum_{0 < k \le |\rho_{i}|} V_{i,k} \cdot \phi_{i,k} \quad \phi_{i,k} = \min\left(C_{i} - \sum_{0 < l < k} \phi_{i,l}, \frac{\xi_{i,X_{i,k}}}{V_{i,k}}\right)$$

Solvable by fixed-point iteration

Calculate the response time of τ_i :

$$R_i = C_i^* + \sum_{\tau_j \in hpp(\tau_i)} \left\lceil \frac{R_i + I_j(C_j^*)}{T_j} \right\rceil C_j^* + \sum_{\tau_k \in \epsilon_i \land \tau_k \in hp(\tau_i)} \left\lceil \frac{R_i + I_k(C_k^*)}{T_k} \right\rceil C_k^*$$

Carnegie Mellon University Software Engineering Institute Addressing Multi-Core Timing Interference using Co-Runner Locking © 2021 Carnegie Mellon University [DISTRIBUTION STATEMENT A] This material has been approved for public release and unlimited distribution

Example 1 **Core 1** $\tau_1: (C_1 = 4, T_1 = 10)$ 2 0.5 3.5 0.5 3.5 • $\rho_{1,\{\tau_2\}} = 4$ 0 2 5 7 10 12 20 22 15.5 25.5 • $\rho_{1,\{\tau_3\}} = 2$ • $\rho_{1,\{\tau_4\}} = 1$ **Core 2** τ_2 : ($C_2 = 1, T_2 = 10$) 1 • $\rho_{2,\{\tau_1\}} = 2$ 0 2 10 12 20 22 $\tau_3: (C_3 = 2, T_3 = 16)$ • $\rho_{3,\{\tau_1\}} = 1.5$ 2 16 18 $\tau_4: (C_4 = 7, T_4 = 20)$ • $\rho_{4,\{\tau_1\}} = 1$ 2 7 5 5 10 12 14 20 22 29

Response time of τ_1 :

- Baseline analysis: 16 \rightarrow Misjudging that τ_1 misses the deadline
- Job-oriented slowdown analysis: $7 \rightarrow$ Same as in the figure

Carnegie Mellon University Software Engineering Institute Addressing Multi-Core Timing Interference using Co-Runner Locking © 2021 Carnegie Mellon University Load-oriented Slowdown Analysis

Job-oriented analysis computes each job's slowdown separately and then analyzes the response time

Instead, load-oriented analysis bounds the cumulative slowdown that can be possibly imposed on all execution requirements during the response time of a given task

Find the execution requirements E_i during the response time of τ_i :

$$E_i = C_i + \sum_{\tau_j \in H_i \setminus \{\tau_i\}} \left\lceil \frac{R_i + I_j(C_j)}{T_j} \right\rceil C_j$$

Maximize the response time considering possible slowdowns for E_i :

$$R_{i} = \sum_{0 < k \le |\rho_{i}^{*}|} V_{i,k}^{*} \cdot \phi_{i,k}^{*} \qquad \phi_{i,k}^{*} = \min\left(E_{i} - \sum_{0 < l < k} \phi_{i,l}^{*}, \frac{\xi_{i,X_{i,k}^{*}}}{V_{i,k}^{*}}\right)$$

Solvable by fixed-point iteration

Addressing Multi-Core Timing Interference using Co-Runner Locking © 2021 Carnegie Mellon University



Response time of τ_3 :

- Job-oriented: Fail
- Load-oriented: 16 \rightarrow Same as in the figure

Job-oriented and load-oriented analyses do not dominate each other

- Load oriented analysis fails for Example 1
- Use them jointly by taking the minimum between the two

How to decide co-runner exclusion sets?

We propose two heuristics:

1) SA: Simulated annealing

Cost for SA: # of schedulable tasks in a given taskset

2) MaxSlack: Maximize relative slack

Adds a co-runner task to the exclusion set if doing so increases the cumulative sum of slack for all tasks

Evaluation

Schedulability success ratio (SR) of random tasksets



Co-runner locking (Joint analysis + MaxSlack/SA) - Almost 2x of improvement over the "no locking" case until mul > 0.3

Carnegie Mellon University Software Engineering Institute Addressing Multi-Core Timing Interference using Co-Runner Locking © 2021 Carnegie Mellon University [DISTRIBUTION STATEMENT A] This material has been approved for public release and unlimited distribution

Case Study: Nvidia Xavier AGX

Inter-core interference (slowdown): 1.01 – 1.81x (much smaller than the worst cases reported in the literature)



Scheduling without co-runner locking:



Carnegie Mellon University Software Engineering Institute Addressing Multi-Core Timing Interference using Co-Runner Locking © 2021 Carnegie Mellon University [DISTRIBUTION STATEMENT A] This material has been approved for public release and unlimited distribution

Conclusions

Co-runner locking scheme:

- New way to prevent excessive slowdown scenarios
- Applicable to priority-based preemptive scheduling
- No extra restrictions that related prior work requires:
 - PREM: serializes memory phases of all tasks in the system
 - Non-preemptive time-triggered scheduling
 - RT-Gang: tasks in each gang have the same release offset and period
- Effective alternative when cache/DRAM partitioning methods are not available or they cannot eliminate all the interference penalties

Thanks!

Carnegie Mellon University Software Engineering Institute Addressing Multi-Core Timing Interference using Co-Runner Locking © 2021 Carnegie Mellon University [DISTRIBUTION STATEMENT A] This material has been approved for public release and unlimited distribution